“School of Computer Science”

Back to Papers Home
Back to Papers of School of Computer Science

Paper   IPM / Computer Science / 11125
School of Computer Science
  Title:   Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression
  Author(s): 
1.  A. Masoudnia
2.  H. Sarbazi-Azad
3.  S. Boussakta
  Status:   Published
  Journal: Computers & Electrical Engineering
  No.:  8
  Vol.:  31
  Year:  2005
  Pages:   572-588
  Publisher(s):   Elsevier
  Supported by:  IPM
  Abstract:
Wavelets have widely been used in many signal and image processing applications. In this paper, a new serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet transform, which is realised using some FIFO memory modules implementing a pixel-level pipeline architecture to compress and decompress images. The real filter calculation over 4 � 4 window blocks is done using a tree of carry save adders to ensure the high speed processing required for many applications. The details of implementing both compressor and decompressor sub-systems are given. The primarily analysis reveals that the proposed architecture, implemented using current VLSI technologies, can process a video stream in real time.

Download TeX format
back to top
scroll left or right